## A5821

## **BiMOS II 8-Bit Serial Input Latched Drivers**

These parts are in production but have been determined to b	be
LAST TIME BUY. This classification indicates that the proc obsolete and notice has been given. Sale of this device is cur restricted to existing customer applications. The device shou purchased for new design applications because of obsolesce near future. Samples are no longer available.	duct is rrently uld not be
Date of status change: May 2, 2005	
Deadline for receipt of LAST TIME BUY orders: October 2	28, 2005
<b>Recommended Substitutions:</b>	
For new customers or new applications, refer to the <u>A6821</u> .	
NOTE: For detailed information on purchasing options, con local Allegro field applications engineer or sales representat	

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



# 5821



16 OUT 1 1 CLOCK CLK ( SERIAL 2 15 OUT<sub>2</sub> DATA IN LOGIC 14 OUT 3 3 REGISTER GROUND LATCHES LOGIC 13 OUT<sub>4</sub> 4 V<sub>DD</sub> SUPPLY SHIFT SERIAL 12 OUT<sub>5</sub> 5 DATA OUT 6 ST STROBE OUTPUT 10 OUT<sub>7</sub> 7 ŌE ENABLE POWER 9 OUT<sub>8</sub> 8 GROUND SUB Dwg. PP-026A

#### ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature

Output Voltage, V <sub>OUT</sub> 50 V
Logic Supply Voltage, V <sub>DD</sub> 15 V
Input Voltage Range,
$V_{IN}$
Continuous Output Current,
I <sub>ОUT</sub> <b>500 mA</b>
Package Power Dissipation, P <sub>D</sub>
Package Code 'A' 2.1 W
Package Code 'LW' 1.5 W
Operating Temperature Range,
T <sub>A</sub> 20°C to +85°C
Storage Temperature Range,
T <sub>s</sub> 55°C to +150°C
Caution, CMOS devices have input static protection

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges. A merged combination of bipolar and MOS technology gives these devices an interface flexibility beyond the reach of standard logic buffers and power driver arrays. The UCN5821A and UCN5821LW each have an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers.

BiMOS II devices have much higher data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

The UCN5821A are furnished in a standard 16-pin plastic DIP; the UCN5821LW are in a 16-lead wide-body SOIC for surface-mount applications. The UCN5821A is also available for operation from -40°C to +85°C. To order, change the prefix from 'UCN' to 'UCQ'.


#### FEATURES

- To 3.3 MHz Data Input Rate
- CMOS, NMOS, TTL Compatible
- Internal Pull-Down Resistors
- Low-Power CMOS Logic & Latches
- High-Voltage Current-Sink Outputs
- Automotive Capable


Always order by complete part number, e.g., **UCN5821A**.



Note the DIP package and the SOIC package are electrically identical and share common terminal number assignments.







together.


Number of Outputs ON (I <sub>OUT</sub> = 200 mA	UCN5821A Max. Allowable Duty Cycle at Ambient Temperature of									
V <sub>DD</sub> = 12 V)	25°C	40°C	50°C	60°C	70°C					
8	90%	79%	72%	65%	57%					
7	100%	90%	82%	74%	65%					
6	100%	100%	96%	86%	76%					
5	100%	100%	100%	100%	91%					
4	100%	100%	100%	100%	100%					
3	100%	100%	100%	100%	100%					
2	100%	100%	100%	100%	100%					
1	100%	100%	100%	100%	100%					

Number of Outputs ON (I <sub>OUT</sub> = 200 mA	UCN5821LW Max. Allowable Duty Cycle at Ambient Temperature of									
V <sub>DD</sub> = 12 V)	25°C	40°C	50°C	60°C	70°C					
8	67%	59%	54%	49%	43%					
7	77%	68%	62%	56%	49%					
6	90%	79%	72%	65%	57%					
5	100%	95%	86%	78%	68%					
4	100%	100%	100%	98%	86%					
3	100%	100%	100%	100%	100%					
2	100%	100%	100%	100%	100%					
1	100%	100%	100%	100%	100%					

115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1985, 2004 Allegro MicroSystems, Inc.

### ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5 V (unless otherwise specified).

				Limits					
Characteristic	Symbol	Test Conditions	Min.	Max.	Units				
Output Leakage	I <sub>CEX</sub>	V <sub>OUT</sub> = 50 V	-	50	μA				
Current		V <sub>OUT</sub> = 50 V, T <sub>A</sub> = +70°C	—	100	μA				
Collector-Emitter	V <sub>CE(SAT)</sub>	I <sub>OUT</sub> = 100 mA	—	1.1	V				
Saturation Voltage		I <sub>OUT</sub> = 200 mA	—	1.3	V				
		I <sub>OUT</sub> = 350 mA, V <sub>DD</sub> = 7.0 V	—	1.6	V				
Input Voltage	V <sub>IN(0)</sub>		—	0.8	V				
	V <sub>IN(1)</sub>	V <sub>DD</sub> = 12 V	10.5	_	V				
		V <sub>DD</sub> = 5.0 V	3.5	_	V				
Input Resistance	r <sub>IN</sub>	V <sub>DD</sub> = 12 V	50	_	kΩ				
		V <sub>DD</sub> = 5.0 V	50		kΩ				
Supply Current	I <sub>DD(ON)</sub>	One Driver ON, V <sub>DD</sub> = 12 V	—	4.5	mA				
		One Driver ON, V <sub>DD</sub> = 10 V	—	3.9	mA				
		One Driver ON, V <sub>DD</sub> = 5.0 V	—	2.4	mA				
	I <sub>DD(OFF)</sub>	V <sub>DD</sub> = 5.0 V, All Drivers OFF, All Inputs = 0 V	_	1.6	mA				
		V <sub>DD</sub> = 12 V, All Drivers OFF, All Inputs = 0 V	_	2.9	mA				



#### TIMING CONDITIONS ( $V_{DD}$ = 5.0 V, $T_A$ = +25°C, Logic Levels are $V_{DD}$ and Ground)

Α.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) <b>75 ns</b>
в.	Minimum Data Active Time After Clock Pulse
	(Data Hold Time) <b>75 ns</b>
C.	Minimum Data Pulse Width150 ns
D.	Minimum Clock Pulse Width150 ns
Ε.	Minimum Time Between Clock Activation and Strobe 30 ns
F.	Minimum Strobe Pulse Width
G.	Typical Time Between Strobe Activation and
	Output Transition <b>1.0</b> μ <b>s</b>

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.


When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

Serial Data	Clock		Shift Register Contents			Serial Data	Strobe		Lat	ch C	Contents	Output	Output Contents					
			I <sub>2</sub>	I <sub>3</sub>		I <sub>8</sub>	Output		I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>8</sub>	Output Enable	I <sub>1</sub>	I <sub>2</sub>	l <sub>3</sub>		I <sub>8</sub>
Н	Ч	Н	R <sub>1</sub>	$R_2$		R <sub>7</sub>	R <sub>7</sub>											
L	Г	L	$R_1$	$R_2$		R <sub>7</sub>	R <sub>7</sub>											
Х	J	R <sub>1</sub>	$R_2$	$R_3$		R <sub>8</sub>	R <sub>8</sub>											
		Х	Х	Х		Х	Х	L	R <sub>1</sub>	$R_2$	$R_3$	R <sub>8</sub>						
		Р <sub>1</sub>	$P_2$	$P_3$		P <sub>8</sub>	P <sub>8</sub>	Н	Р <sub>1</sub>	P <sub>2</sub>	$P_3$	P <sub>8</sub>	L	P <sub>1</sub>	$P_2$	P <sub>3</sub>		P <sub>8</sub>
									Х	Х	Х	X	Н	н	Н	н		Н

TRUTH TABLE

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State






UCN5821A Dimensions in Inches

NOTES: 1. Lead thickness is measured at seating plane or below.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Exact body and lead configuration at vendor's option within limits shown.



NOTES: 1. Lead spacing tolerance is non-cumulative.

2. Exact body and lead configuration at vendor's option within limits shown.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.